Abstract. This paper demonstrates the thermal-induced mechanical problems resulted from various temperature profiles of reliability test for a system-in-package (SIP) assembly process. The package includes two flip chip mounted chips (underfilled), two memory CSPs, some passive SMDs and 4-layer BT substrate. The flip-chip specimen was taken and the Moiré Interferometry was used as methodology to verify the developed Finite Element Model and material property. It also shows that the developed finite element model is capable to simulate the JEDEC standard JESD22-A104 reliability thermal cycle test and then to predict solder fatigue life and to summarize design rules for thermal optimization of package based on the creep model and viscoplastic model of solder while the SIP package design is proceeded. Thermal design for SIP depends on the placement of FC chip (high power) and memory CSP components. Passive SMDs are also included to study the effect of thermal-induced stress. A series of comprehensive parametric studies were conducted in this paper.
Introduction
A system-in-package (SIP) is a system level that was designed as integrates multiple functional chips, memory chip and discrete components into a single package by way of assembly process [1] [2] . The benefits provided by this integration can reduce the development cost and cycle time as well as scale down the module size compared with the discrete single chip package. A polymer-based material (BT substrate) used for SIP is studied and utilized to simulate and predict the thermal performance and package assembly reliability test. The flip chip specimen was taken and the Moiré Interferometry was used as methodology to verify the developed Finite Element Model and material property [3] . The predicted thermal-induced strain from parametric studies was found to be very good agreement with the experimental results. The FEM model, hereafter, was applied to SIP reliability analysis and thermal design in this research.
Due to the limitation of computer hardware and non-linear analysis, a 3D full model is replaced by a 3D slice model [4] [5] . In addition, a complete reliability test to meet JEDEC [6] standard requires time and cost. In order to obtain the optimization design rules the thermal coupled FE model is developed to simulate thermal cycle test. Based on the JEDEC condition C conditions and test procedures, the 3D slice SIP model was established to observe physical behaviors and predict thermal induced strain/stress overall distribution through test. The creep and fatigue life of solder joints can then be calculated from both Anand's viscoplastic model and Garofalo-Arrhenius' creep model [7] [8] . Parametric studies are performed as (1) memory CSP without underfill (2) with partial underfill (3) with underfill. Also, lead/lead-free solder materials were applied to FE model to improve the reliability of SIP package.
Anand's Viscoplastic Model
Viscoplastic is defined as partially plastic and partially creep behavior. For a BGA formed package, solder balls (bumps) are subjected to thermal cycle loading will change material behavior from elastic to viscoplastic, which includes time-dependent creep and time-independent plasticity strain energy. The Anand's viscoplastic equation [7] is defined as m R Q s A dp
where the coefficients in the above equations are listed as follow dp :effective inelastic deformation rate, A :pre-exponential factor, θ :absolute temperature, Q :activation energy, R :Boltzmann's constant, σ :effective Cauchy stress, ξ :multiplier of stress, s :deformation resistance, m :strain rate sensitivity of stress, s
• :time derivative of deformation resistance, h 0 :hardening constant, s * :saturation value of deformation resistance, a :strain rate sensitivity of hardening, s^ :coefficient for saturation value of deformation resistance, n :strain rate sensitivity of saturation deformation resistance value.
Garofalo-Arrhenius Creep Model
Creep is function of plasticity, temperature and time dependent complex deformation. Based on JEDEC JESD22-A104 Specs thermal cycle test (TCT) condition C, the temperature loading is applied from 208K(-65°C) to 423K(150°C). It can be found that temperature is always higher than 228K (one half of solder melting point) in most of evaluation time. Therefore, it is assumed that all the solder balls (bumps) are subjected to temperature and time dependent creep behavior during TCT reliability analysis. The Garofalo-Arrhenius Creep Constitutive Equation [8] is defined as follow
where the coefficients σ :axial stress, ε : axial strain , and C1, C2, C3, C4 are listed in Table1 [8] .
Solder Alloy
95.5Sn-3.9Ag-0.6Cu 441000 5E-9 4.2 5412 
Moiré Interferometry Scheme
An improved Moiré Interferometry scheme shown in Figure 1 was used to measure micro deformation in SIP due to the arising overall working temperature. The flip-chip specimen was selected as shown in Figure 2 . An improved two-dimensional finite element model has been developed to predict the thermal stress distributions on the PBGA package. Figure 3 to Figure 4 show the results for both analytical and experimental methods. It is found that the computer simulation results have excellent agreement with Moiré experimental results. Table 2 . Both UX and UY predicted thermal-induced deformations were found have excellent agreement with experimental results. The developed FEM model is then applied to predict reliability and thermal design for system in package. Table 2 Verification for Moiré Interferometry and FEM simulation.
Reliability Prediction and Thermal Design
In ANSYS codes, the element type is selected as SOLID45 8-nodel brick for all components except solder balls (bumps) is VISCO107 8-nodel brick element. The analysis type is transient because the temperature loading is function of time. Load step for dwell temperature loading is set to be "Stepped" and load steps for increase/decrease temperature is set to be "Ramped". The Front Solver and full Newton-Ralphson method are chosen for non-linear analysis. The convergence criteria are 0.005 tolerance for force and 0.05 tolerance for displacement. Line search method is optional for some complex cases. Temperature loading for reliability analysis -thermal cycle test (TCT) is followed by JEDEC condition C. The temperature loading is ranged from -65°C to 150°C, and the reference temperature is 25°C. Time duration for ramp up, dwell high, ramp down and dwell low loading is 600, 600, 600, 600 seconds, respectively. A completely thermal cycle is 2400 seconds. To obtain consistent predicted results the TCT simulation will be continued until three complete cycles (7200 seconds) are finished.
(a) 3D slice model (b) Observation points (A-G) Fig.5 Finite element model for system in package using 3D slice model. To simplify the problem, a strip model was sliced from the full model and shown in Figure 5a . The thickness for slice model is 0.635mm (one half of solder ball pitch) and the boundary conditions are (1) front side:Ux=Uy=0 (2) back side:couple Z-direction displacement (3) bottom of solder ball:all DOF=0. It was reported that the critical thermal-induced stressed area and maximum displacement area are near the corner of package in solder balls and solder joints. Figure 5b shows that points A to G are set to observe the warpage and effective stress/strain during thermal cycle loadings. The Anand model for 63Sn37Pb and Garofalo-Arrhenius model for 95.5Sn3.9Ag0.6Cu are applied to investigate the creep and fatigue life for solder ball (bump). Thermal design for all kinds of SIPs depend on the placement of FC chip (high power) and memory CSP components. Passive SMDs are included to study the effect of thermal-induced stress. Placement of memory CSPs as well as passive SMDs for the package and CSP memory with/ partially with/ without underfill are also studied in this research.
Results and Discussion
Case study for reliability (TCT). Garofalo-Arrhenius (CSP memory without underfill). Case study for thermal design. The optimization thermal design for SIP was found in this study. The effective stress/strain remain constant as number of passive SMDs increase. This implies that passive SMD will not affect the thermal-induced stress/strain in all SIP plastic packages. For CSP memory, underfill improves the junction stability. Moreover, it is found that CSP with underfill reduces the delamination and decreases warpage at high temperature during thermal cycle test.
Conclusions
Materials Science Forum Vols. 505-5071. In TCT reliability analysis, the vertical displacement is positive when the temperature dwells high, i.e. the package is bending up as the crying face. 2. For Garofalo-Arrhenius Creep Model, the displacement accumulates as time increases, i.e. the creep behavior becomes more effective at high temperature. 3. From the diagram of hysterias effective stress vs. effective strain, the second loop coincides which indicates the analysis is stable. 4. To predict the fatigue life for solder ball (bump), the Garofalo-Arrhenius Creep Model is much more accurate than Anand Viscoplastic Model. 5. For thermal design, it is found that passive SMDs will not affect the thermal-induced stress/strain and FC chip is placed at the center of package will result in decreasing in the warpage in CSP solder bumps. Fig.7 shows thermal layout structure for lead-free SIP [9] . Fig. 7 . Optimization thermal design for lead free system in packages (SIP).
